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Abstract 
We present a parallel version of the storage modification machine. This model, called the 
Associative Storage Modification Machine (ASMM), has the property that it can recognize in 
polynomial time exactly what Turing machines can recognize in polynomial space. The model 
therefore belongs to the Second Machine Class, consisting of those parallel machine models that 
satisfy the parallel computation thesis. The Associative Storage Modification Machine obtains 
its computational power from following pointers in the reverse direction . 
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1 Introduction 
The Storage Modification Machine (SMM) is a machine model introduced by Schonhage in 1977 (16]. 
The model has its predecessor in the Kolmogorov-Uspenskii machine (KUM) [10]. Schonhage advo-
cates his model as a model of extreme flexibility . 
The model resembles the Random Access Machine (RAM) [l] as far as it has a stored program 
and a potentially infinite memory structure where it stores its data. Whereas the RAM uses an 
infinite sequence of storage registers, each capable of storing an arbitrarily large integer, the SMM 
operates on a directed graph by creating nodes and (re)directing pointers. The main difference 
between the SMM and the KUM is that the KUM operates on undirected instead of directed 
graphs. 
We can approximately model an SMM by a Pascal program, where the directed graph is described 
using a data type representing nodes which is defined as a record of pointers to nodes1 : 
*also CWI-AP6, Amsterdam 
1In Pascal -r means 'pointer to T'; a value of this type is the address of an object of type T . Indirection through 
a pointer is written as p-, which refers to the object at which p points. 
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type pointer = 'node; 
node = record a,b: pointer end; 
var head : pointer; 
The tuple of nodes pointed at may be viewed as the value of a node. In contrast with Pascal, 
pointers are not allowed to be nil or undefined; they must always point to some node. The (finite) 
set of pointer names, in the example {a,b}, is called the alphabet of directions, denoted~- The 
pointers in the graph are labeled with the elements of ~ such that each node in the digraph has, for 
each direction o E ~. exactly one outgoing 6-pointer. Hence the graph has regular outdegree 1~1-
In the Pascal equivalent of an SMM, all data must be addressed from the single and only variable 
head, with expressions like head· .b· .a· .b· .b· .a. Similarly, the SMM addresses its storage with 
words (strings) over ~. like babba. The SMM model doesn't distinguish a special 'head' pointer, 
but rather the node at which the conceptual head points. This node, which can change dynamically, 
is called the center, and is the one addressed by the empty word, f. Other nodes are addressed by 
following pointers starting from the center. 
It has been established that from the perspective of computational complexity theory the SMM (if 
equipped with the correct space measure (12, 21)) is computationally equivalent to the other standard 
sequential machine models like the Turing machine and the RAM. This equivalence amounts to the 
fact that these models simulate each other with polynomially bounded overhead in time and constant 
factor overhead in space, thus satisfying the so-called invariance thesis (17, 22]. 
For most sequential models there have been proposed parallel machine models based on the clas-
sical sequential version. For the Turing machine Savitch [15) has proposed a parallel version based 
on parallel recursive branching; a model based on nondeterministic forking on a shared set of tapes 
was described by Wiedermann [24), but this model turns out to be polynomially equivalent in time 
and space with the standard sequential devices. The richness of parallel models based on the RAM 
is even much greater, which makes it hard, if not impossible to refer to a small set of representative 
models. There are models based on shared memory and alternative models based on local storage 
and message passing. Hybrid combinations occur as well. Within each class there exist more refined 
distinctions like the resolution strategy for resolving write conflicts in shared memory models, the 
available arithmetic instructions and the mechanism for restricting the number of processors acti-
vated during a computation . Moreover, there exist sequential models which become computationally 
equivalent to parallel models due to their power to create and manipulate exponentially large values 
in a linear number of steps in the uniform time measure. Also, by exploiting the alternating mode of 
computation [5) , some standard sequential devices become computationally equivalent to the parallel 
machines. 
For a more detailed survey of parallel models I refer to [20, 22) . For the purpose of the present 
paper it suffices to give some impression of the overall landscape of parallel machine models. 
It turns out that most parallel models proposed in the literature belong to the so-called Second 
Machine Class consisting of machine models which obey the Parallel Computation Thesis . This 
thesis expresses that the class of languages recognized in nondeterministic polynomial time on the 
parallel device is equal to the class PSPACE of languages recognized in polynomial space on a 
sequential device. Conversely all languages in PSPA CE a::e recognized in deterministic polynomial 
time on the parallel machine. 
Not all parallel models obey the above parallel computation thesis. Some weak models turn out 
to be polynomial time equivalent to the sequential models (the parallel Turing machine proposed by 
Wiedermann [24] being a typical example). Other models, like the P-RAM presented by Fortune 
and Wyllie [7) deviate from the thesis by recognizing exponentially time bounded languages in poly-
nomial nondeterministic time on the parallel device; some parallel devices even recognize arbitrary 
languages in constant time [13]. The second machine class therefore represents a frequently occur-
ring version of the power of uniform unrestricted parallelism rather than the union of all possible 
parallel machine models. Second machine class members can be characterized as providing the right 
mixture of exponential growth potential together with the proper degree of uniformity. The expo-
nential growth potential is required for the implementation of the transitive closure algorithm on a 
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directed graph of exponential size (which models the computation graph of some PSPACE-bounded 
machine), or the direct solution of the PSPACE-complete problem QBF in polynomial time. The 
uniformity is required for performing the simulation of a polynomial-time computation of the non-
deterministic version of the parallel machine in polynomial space. See [22] for more details on the 
standard strategies for proving membership in the second machine class. 
In this paper we propose ( as far as we know for the first time) a parallel version of the storage 
modification machine which belongs to the second machine class. To our knowledge few parallel 
versions of pointer machines have been investigated in the complexity theory literature. The earliest 
reference known to us concerns a parallel version of the Kolmogorov-Uspenskii machine which was 
proposed by Barzdin [2, 3] . This machine operates like an irregular cellular array of finite state 
automata in a graph which is dynamically changed by the individual nodes interacting with their 
neighbourhood. A single computation step resembles a parallel rewrite step in a graph grammar 
derivation. In this model all nodes are active in every computation step; if their neighborhood 
matches the pattern required by the instruction the node will transform its environment. The 
Hardware Modification Machine (HMM) introduced by Dymond and Cook [6] behaves in a similar 
way. This model indeed has been investigated for its complexity behavior. From Lam and Ruzzo [11] 
it follows that the machine is equivalent with constant factor time overheads with a restricted version 
of the P-RAM of Fortune and Wyllie . From this result one can observe that the HMM represents 
another example of the class of devices which are located beyond the second machine class - its 
nondeterministic version accepts NEXPTIME in polynomial time. 
The computational power of our ASMM model originates from the possibility of traversing 
pointers in their reverse order. By using reverse directions, an ASMM can address, from a given 
node x, all the nodes that are associated with x by pointing to x (hence the name2 ). More than 
one node can be reached on a path by traversing pointers in the reverse direction. Note that at this 
point it is crucial that we have based ourselves on the SMM rather than the older KUM model; in 
an undirected graph traversing pointers in the reverse direction makes no sense. 
As in the standard SMM model the finite control accesses the storage structure by means of a 
single center node. The power of traversing reversed pointers is used only in two types of instructions: 
the new and the set instruction. The first argument of the above two instructions is a path which 
now may contain reverse pointers. This path therefore no longer denotes a single node but a set of 
nodes (which in fact may be empty). The action described by the instruction now will be performed 
for all nodes in this set in parallel. The second argument of the set instruction is required to be a 
path consisting of forward pointers only; it therefore always denotes a single node. Therefore the 
action performed by the two instructions above is deterministic. 
Our model may be considered to be a member of the class of sequential machines which operate 
on large objects in unit time and obtain their power of parallelism thereof. Other models of this 
character are the vector machines of Pratt and Stockmeyer [14], the MRAM proposed by Hartmanis 
and Simon [9) and simplified by Bertoni et al. (4), and also the EDITRAM presented by Stegwee et 
al. (18, 22]. 
Following [22) we denote the class of languages accepted in polynomial time by the ASMM 
model by ASMM-PTIME. The class of languages accepted in polynomial time by nondeterministic 
ASMM devices is denoted by ASMM-NPTIME. The class PSPACE as indicated above, denotes 
the class of languages recognized in polynomial space on a Turing machine. The fact that the ASMM 
is a true member of the second machine class is now expressed by the equality: 
ASMM-PTIME = ASMM-NPTIME = PSPACE 
In the proof of this equality we use the well known PSPACE-complete problem: 
QUANTIFIED BOOLEAN FORMULAS ( QBF) [19) : 
QUANTIFIED BOOLEAN FORMULAS: 
INSTANCE: A formula of the form Q1x1 .. . Qnxn[P(x1, ... , Xn)J, 
where each Qi equals V or 3, and where P(x1, ... , Xn) 
2compare with content-addresi,able auociative memory 
3 
is a propositional formula in the boolean variables x1, . . . , Xn. 
QUESTION: does this formula evaluate to true? 
2 T he SMM and the ASMM models 
Our ASMM model is based on the Storage Modification Machine as introduced by Schonhage in 
1970 (16] . The SMM model resembles the RAM model as far as it has a stored program and a 
similar fl.ow of control. It has a single storage structure, called a fl-structure. Here fl denotes a 
finite alphabet consisting of at least two symbols. We denote the reverse of a direction a E fl as ii. 
Furthermore, .:5. = { oJa E fl} is the set of reverse directions and we let 6. = fl U .:5.. 
A fl-structure X is a finite directed graph each node of which has k = Jill outgoing edges which 
are labeled by the k elements of fl. In Schonhage's formalization , a fl-structure is a triple (X,c,p), 
where X denotes the finite set of nodes, c E X is the center, and p : X x fl --+ X is the pointer 
mapping; p(x ,a) = y means that the a -pointer from x goes toy . 
There exists a map p• from fl• to X defined as follows: For the empty string f one has p•(f) = c, 
and otherwise p•(wa) = p(p•(w),a) is the end-point of the a-labeled pointer starting in p•(w). 
The map p• does not have to be surjective. Nodes which can not be reached by tracing a word w 
in fl• starting from the center c will turn out to play no subsequent role during the computations of 
the SMM . In the ASMM model pointers can be traversed in the opposite direction, and therefore 
these nodes no longer can be disregarded as being garbage. 
The storage of an SMM or an ASMM is a dynamically changing fl-structure, which initially 
consists of a single node, the center. The ASMM's operation is described by a program, which is 
a finite sequence of labels and instructions. Labels can be used in control flow statements ; they 
should occur exactly once in case the machine is deterministic . Nondeterminism is introduced by 
allowing multiple occurrences of the labels referred to in jump or conditional jump instructions. In 
the text below we separate labels and instructions by a colon, whereas instructions are ended by 
semicolons. 
The instruction repertoire of the SMM and the ASMM includes the common instructions (the 
>.'s are labels and fJ E {0,1}) 
input >.o, >.1; 
output /3 ; 
goto >. ; 
halt; 
The input instruction reads an input bit /3 and transfers control to Ap . The other instructions are 
straightforward . 
Furthermore there exist three internal instructions which operate on memory - in this case a 
fl-structure X . For the SMM the arguments in these instructions are strings over fl. For the 
ASMM the single argument of new and the first argument of set to are strings over 6. ; the other 
arguments (second argument of set to and both arguments of the if instruction) are strings over fl . 
All arguments are finite strings which are written literally in the program. We first describe their 
meaning for the SMM: 
1. new W : creates a new node which will be located at the end of the path traced by W; if 
W = f the new node will become the center; otherwise the last pointer on the path labeled W 
will be direct ed towards the new node. All outgoing point ers of the new node will be directed 
to the former node p•(W) 
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2. set W to V: redirects the last pointer on the path labeled by W to the former node p*(V); 
if W = f this simply means that p• (V) becomes the new center; otherwise the structure of the 
graph is modified. 
3. if V = W (if V f. W) then< instr>: depending on whether p0 (V) and p0 (W) coincide or 
not, the conditional instruction <instr> (conditional jump suffices) is executed or skipped. 
In the ASMM model the Do-structure can be addressed by words (also called paths) over the 
alphabet of normal and reverse directions ~- Every word W E ~ • addresses the (possibly empty) 
set of all the nodes reachable from the center by following the consecutive directions (reversed if 
barred) in W. 
The notion of 'addressing' is formalized by the mapping P : ~ • -+ 2X, defined by: 
P(f) = 
P(Wo:) 
P(Wa) = 
{c} 
{p(x, o:)Jx E P(W)} 
{xJp(x,o:) E P(W)} . 
If V E D. •, then P(V) is a singleton set and we will frequently abuse notation by confusing a node 
with a path addressing it-e.g. referring to the center as f. A node xis said to be directly addressable 
if it is reachable from the center by normal (non-reversed) directions, i.e. 3 V E D. • : P(V) = { x }. 
In order to facilitate the descriptions of the internal instructions, we define a mapping Q : ~ • -+ 
2X, from a path to the set of nodes from which the last pointer on this path originates, by: 
Q(f) 0 
Q(W o:) = P(W) 
Q(Wa) = P(Wa). 
The new and set change the D.- structure from (X,c,p) to (X',c',p') as follows: 
new W; 
Here, W E ~ • determines where new nodes are inserted. If W = f, then a new center c' 
is created such that X' =XU {c'} and p'(c',6) = c for all 6 E D.. Otherwise, if W = Uo: 
(ii: is either o: or a), then for every node u E Q(W) a new node Xu is created such that 
X' =XU {xulu E Q(W)}, p'(u,o:) = Xu, Vo ED. p'(xu,6) = p(u,o:), and d = c. All other 
pointers remain unchanged. 
set W to V; 
Here, W E ~ • determines which pointers are redirected to the node determined by V E D. • . If 
W = f, then c' = P(V) becomes the new center. Otherwise, if W = Uii, then for every node 
u E Q(W), p'(u,o:) = P(V) and c' = c. In both cases X' is the restriction of X to the nodes 
which are reachable from c' . 
The third internal instruction is the if statement . Since both paths in this instruction consist of 
forward pointers only, the meaning of this instruction is equal for the SMM and the ASMM. 
The time complexity we use is simply the number of instructions executed. We do not concern 
ourselves with the space complexity; see [12, 21] for a discussion of the space complexity of the SMM. 
3 An illustration of the power of associativity 
We demonstrate the power of the ASMM model by showing the capability to manipulate arbitrarily 
large sets in constant time. 
The model allows the following natural representation of sets. If W is a word over D., and o: E D. 
a direction, then P(Wa) is the set of all nodes having their a-pointer directed to the node P(W). 
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Assume that our alphabet is ~ = {A,B,C,a,,B,-y} and that the A, B, and C-pointers from the 
center go to three different nodes P(A), P(B) and P(C) , none of which is the center. We will now 
consider the sets P(Aa), P(B/3) and P(C,"y) and see how the standard set operators can be applied 
to them by using appropriate set to instructions. We have chosen A, B and C to be directions so 
that the instructions with which we will implement the set operators cannot affect the addressing 
of the nodes P(A), P(B) and P(C). As long as no such interference exists, we can generalize to the 
case where A, B and C are not elements of ~ but words over ~ -
The instruction set Aa,B to B; has the effect of adding to P(B/3) the set P(Aa), while removing 
from P(C/3) the nodes which are also in P(Aa). 
The figure below now shows how the standard set operators, shown as assignment statements 
in the boxes, can be implemented in terms of set to instructions. The center f is used to direct 
pointers away from A or C. 
set C"y to t: 
C"f' :=0 
set Aa-y toC 
set B/3-y toC 
C"y := AaUB/3 
set B/3-y to f 1------ C"y := Aa \ B/3 
set C"ya to t: 
Aa := Aa nB/3 
The following program illustrates how m linear time a set P(a) of exponential size can be 
constructed (with a singleton alphabet) : 
new a ; 
set aa to t:; 
new a; 
set aa to f j 
Initially only the center exists, so all nodes point to the center. If at some point 2k nodes exist, 
all of which point to the center, then after the new instruction, each of these 2k nodes now points 
to one of 2k newly created nodes, which again point to the center. Next the set instruction makes 
all 2k+1 nodes point to the center. Hence after k repetitions of these two instructions the size of the 
set P(a) has become 2k . 
In the next section we will see how these and similar constructions are used to process large 
amounts of data in parallel. 
4 PSPACE = ASMM-PTIME = ASMM-NPTIME 
The proof of membership in the Second Machine Class is usually split into two parts: 
Lemma 1 PSPACE ~ ASMM-PTIME 
We prove this by sketching an ASMM which solves the PSPACE-complete problem QBF in 
polynomial time. 
Lemma 2 ASMM-NPTIME ~ PSPACE 
We prove this by showing how to simulate t steps of a nondeterministic ASMM on a Turing 
machine using O(t2 ) space. 
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Figure 1: storage structure for 3xo 'v'x1 : xo I\ x1 
4.1 QBF E ASMM-TIME(n2 ) 
The ASMM algorithm we present for solving QBF in polynomial time proceeds in 8 stages. Let 
X = { xo, ... , x,._i} be the set of variables in the formula of length n, let ~ = {0, 1, x} and let c be 
the center. Basically, the algorithm expands the formula by rewriting the quantifiers, one by one, 
innermost first, as follows: 
'v'x;F(x;) => F(0) I\ F(l), 
3x;F(x;) => F(0) V F(l) . 
The resulting, fully expanded formula, can be viewed as a tree. It consists of a complete binary 
tree T of depth k, with an instance of the formula body B rooted at each leaf of T. In each such 
instance, the variables are replaced by their truth values assigned to them along the path down to 
the leaf. The algorithm does little more than to build and evaluate this tree. 
Figure 1 depicts the structure built for the example formula 3xo 'v'x1 : xo I\ x1 . The part on the 
right represents the expanded formula (where some of the x-pointers have been omitted for clarity). 
We now briefly summarize each of the 8 stages: 
1. Build a list of nodes c, xo, x1, ... , x1c-1, blinked through the 0-pointer. Using the 0, !-pointers, 
build a representation of the formula body as a binary tree B rooted at b. The non-leaf nodes 
of B represent the connectives (and, or, not) while the leaves represent instances of variables. 
2. Build a complete binary tree T of depth k using the 0, !-pointers. For a node at depth i, its 
0-subtree represents the case x; = 0 and its !-subtree the case x; = l. 
3. Build 2" copies of B rooted at the leaves of T. 
4. For every leaf u of B representing an instance of x;, let the 2" copies of u direct their x-pointer 
to either u or c depending on the connective of u's parent and the value assigned to x; . 
5. For every non-leaf u of B, let the 2" copies of u direct their x-pointer to either u or c depending 
on the connectives of u and its parent . 
6. For every x;, let the 2i nodes of Tat level i direct their x-pointer to either x; or c depending 
on the quantifiers of x; and Xi - 1 · 
7. Evaluate all copies of B in parallel. 
8. Evaluate T. 
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Note that by building a jAj-ary tree of depth, say d, close to the center, jAjd pointers become 
available to the machine for use as temporary /local pointer variables. For the purpose of traversing 
X and B we will use the otherwise unspecified paths v, w E A• x A \ { x}. We don't want these 
paths to end with an x because we will use expressions like vi, where it is undesirable to address a 
node along the path v. 
The following invariant will hold throughout the execution: 
Vv EX U B: vi~ C(v), 
where C(v) is the set of copies of v. For v = Xi, these are the 2i nodes at depth i in T. 
An explanation about the representation of truth values is in order here. A copy u' E C(u) of a 
node u EX U B can have its x-pointer directed to either u (u' is active) or c (u' is passive). This is 
done in a way which facilitates the evaluation of the parent of u. This parent is assigned a default 
value according to the table below. Now u' is active if£ its value invalidates the default value of its 
parent, as shown in the table. 
parent type /1. V -, 
parent default 1 0 1 
active value 0 1 1 
As an example, suppose a-, node u' E C(u) has a parent V node. The parent gets a default value 
of 0, which is to be changed into a 1 if£ either of its children evaluates to 1. Thus, 1 is the active 
value for u 1• The value O is passive for u', since it agrees with the default O value of its V parent. 
Since a -, node is 1 by default, u' is active by default, hence its x-pointer is initially directed to u. 
The representation of the truth value at a node u therefore depends on the type of the logical 
connective associated to the parent of u in the tree. This holds also for the nodes in the tree T 
which are associated to the variables Xi. In this tree the copies of the variables have been treated 
as logical connectives according to the type of the quantifyer binding this variable. 
In the algorithm above stages 1, 2 and 3 are used for building the tree; during stage 4 the 
truth values are assigned to all variable occurrences in the copies of B, and in stages 5 and 6 all 
intermediate nodes are given their default values. During the final two stages the entire tree is 
evaluated. 
We next describe each of the above stages in some more detail. 
In stage 1 the input is examined and used to construct a linearly sized list and tree representing 
the formula. We represent the type of a node u E XUB by directing its x-pointer to one of the special 
nodes V, /1., -,, .l. As mentioned before, these four symbols will also be used as paths addressing the 
nodes. The leaves of B are of type .l and have their I-pointer directed to the appropriate Xi. 
Existentially quantified x; have type(x,) = V and universally quantified x, have type(x;) = I\. In 
order to distinguish the nodes x; from nodes in B, we link a node of type -, to its child with the 
I-pointer, and have the Xi direct their I-pointer to c. Since no node in B has its I-pointer directed 
to the center, comparing vx with f tells whether v adresses a node in X or in B. 
In stage 2 the parallel power of the machine is used to build an exponentially large tree in linear 
time. This is achieved by the piece of code below: 
new v; 
set vx to O; 
set v to O; 
>.: new viO; 
set JiOx to vO; 
new vil; 
set vilx to vO; 
set v to vO; 
if vl = f then goto >.; 
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The construction of 2k copies of B in stage 3 proceeds analogously. Note that by now all the 
leaves of T have their x-pointer directed to b. Traversing Bin preorder, we do the following at each 
node v: 
if vx = ..l goto .>.2; 
if vx = -, goto .>.1; 
new vxO; 
set vxOx to vO; 
.>.1: if vx = ..l goto .>.2; 
new vxl; 
set vxlx to vl; 
In stage 4, all the x-pointers in the copies of leaves of B are installed. Let w be a leaf of B 
(wx = ..l) with wl = x; the variable it represents. We show how to install the x-pointers in all 
copies C( w) of w . We assume that w has the active value 1. The case for O is analogous. The code 
fragment 
set v to O; 
>. : set vOx to t:; 
if v ::j:. wl then set vxOx to vO; 
set vxlx to vO; 
set v to vO; 
if vl = l then goto >.; 
ends with bx equal to the set of leaves of T which have 1, the active value, assigned to x;. In 
a similar fashion we can traverse the path from b to w, to end up with the active nodes of C( w) 
pointing tow and the passive ones pointing to c. 
The next two stages, 5 and 6, prepare the evaluation by giving default values to copies of non-
leaves of Band nodes in T. If the copies of a non-leaf node w EB are by default passive (e.g., when 
both w and its parent are of type V), then we can make wx = 0 by the single instruction 
set wx to t:; 
Otherwise, if they are by default active, then we can make wx = C( w) by traversing the path 
from xo to w with v like in the previous stage. Since this procedure sets vx = C( v) for all v on 
the path tow, we must deal with the non-leaves of B in postorder. Note that this stage ends with 
vx = C(v) for all v = x;. This is correct for the x; which are active by default , i.e . those whose type 
differs from that of their parent Xi-1. 
To give all non-leaves of T the correct default value, we must therefore reset the x-pointers from 
the passive x; (having the same type as their parent) to the center, which is achieved by the following 
code: 
set v to t:; 
>. : if vx = vOx then set vOx to t:; 
set v to vO; 
if v0l = t: then goto >.; 
We don't direct the x-pointer from the center to either /1. or V, hence the root of T will remain 
active. Now all that's left to be done is the evaluation itself. This is done bottom up-by a post-
order traversal of B and then from Xk-1 back to xo . With the other cases being analogous, we 
restrict ourselves to the evaluation of an /\-node w E X U B. Let v be its parent. The default value 
of w is 1, which is passive if v has type /1., or active if v has type V, ,. The value of w should become 
0 if either of its children has value 0, which is active for them. It should now be clear that the code 
fragment 
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if vx = I\ then goto .X1; 
set wOiOx to fj 
set wliix to Ei 
goto .X2; 
A1 : set wOiOx to w; 
set wliix to w; 
.X2: 
evaluates node w . The technique used here is essentially the same as in section 3 for computing 
a union. Because of our symmetric representation, it works for both V and /\. 
When evaluation is complete, the root of T, r, will have its x-pointer directed to either xo or c. 
It need not even be directly addressable in order to turn this into an if then test. We can still check 
whether Ox is empty or not by trying to modify a pointer from a directly addressable node, like x0 • 
We know that p(xo,x) E {/\, V}. The instruction 
set Oxxx to fj 
changes p(xo,x) to E iff Ox is nonempty, which is equivalent to p(r,x) = xo. Recall from stage 6 
that this is how p(r, x) was initialized to its default value, 0 for V and 1 for /\. Combining this 
information we obtain the value of the formula. 
Regarding the time complexity, the most time-consuming stage is number 4, where for each leaf 
of B, both X and B are traversed, requiring at most n 2 steps. Hence the complete algorithm runs 
in quadratic time. 
4.2 ASMM-NTIME(t) ~ SPACE(t2 ) 
The simulation which proves this inclusion is relatively straightforward and employs previously 
known methods [14, 9] . We can write down in polynomial space a trace of the computation con-
taining information on the sequence of instructions executed. Since the machine being simulated is 
nondeterministic this trace is guessed. Next it is verified by means of a system of recursive procedures 
and some other arrays containing polynomially sized information that this trace indeed represents 
an accepting computation. The if, new and set to statements pose the main problems, since their 
impact on the 6-structure requires repeated recomputations of the current state of the 6-structure. 
In polynomial space we cannot explicitly store the possibly exponentially large 6-structure of the 
ASMM-machine, so an implicit representation is called for. This will consist of three arrays, and 
three mutually recursive functions. The arrays are 
1. instr[i] holds the instruction executed at step i 
2. nodes[i] holds the number of nodes at time i 
3. center[i] holds the center at time i 
The simulation starts at time O and has step i (i :2: 1) leading to time i. Each array is of length 
t, the number of steps to be simulated, and each array element fits in t bits since the number of 
nodes can at most double after each step. Every node will have a unique number, and the resulting 
ordering of nodes is used for numbering nodes created by a new instruction. More precisely, a 
new W; instruction at step i is simulated as follows: 
If W = E, then center[i] = nodes[i - 1] and nodes[i] = nodes[i - 1] + 1. 
Otherwise, if W = Ua, then center[i] = center[i - 1] and nodes[i] = nodes[i - 1] + IQ(W)I-
Semantically, if Q(W) = {xo < x 1 < ... < x,._i}, then at time i, p(x1,a) = nodes[i - l] + j, for 
j < k = IQ(W)I. 
For all other instructions, nodes[i] = nodes[i - 1] and center[i] = center[i - 1], except that the 
instruction set E tto V; sets center[i] to P(V). In order to compute P(V) and to simulate the if 
instruction, we use the following functions : 
10 
p(x, a, i) returns the number of the node p(x, a) at time i 
P(x, W, i) returns whether x E P(W) at time i 
Q(x, W, i) returns whether x E Q(W) at time i. 
These functions satisfy the equations 
Q(x, t, i) = false 
Q(x,Ua,i) = P(x, U,i) 
Q(x,Uo:,i) = P(x,Uo:,i) 
P(x,t,i) (x == center[i]) 
P(x,Ua,i) (:3 0 :'.S: y < nodes[i] : P(y, U, i) t\ p(y, a, i) == x) 
P(x,Uo:,i) P(p(x, a, i), U, i) 
p(x,a, 0) = 0 
which shows that they can be easily computed, apart from the case p(x, a, i) for positive values of 
i. The action of p in this case depends on the value of instr[i], the only interesting values of which 
are new and set. 
Consider first the case instr[i] = new W. If x ~ nodes[i-1] then (using Q(y, W, i)) the difference 
x - nodes[i - 1] can be used to find they in Q(W) which 'generated' and now points to x (unless 
W = t, in which case p(x, a, i) = center[i - 1]). Now p(x, a, i) = p(y, a, i - 1). On the other hand, 
suppose x < nodes[i-1]. If W = Uo: (i.e. a-pointers may have changed) and Q(x, W,i -1), then x 
has generated p(x, a, i) = nodes(i - 1] + l{Y < xlq(y, W, i - 1) }I- Otherwise p(x, a, i) = p(x, a, i - 1). 
Second and last, consider the case instr[i] = set W to V. If W = Ua: and Q(x, W,i - 1), then 
p(x, a, i) is the unique y satisfying P(y, V, i - 1). Otherwise p(x, a, i) = p(x, a, i - 1). 
These functions can easily be coded on a Turing Machine using recursion (stackframes). The 
recursion depth is bounded by ct, where c is a constant depending only on the maximum path 
length of the ASMM program. Each stackframe holds a return address and some node numbers and 
counters each of which fits in t bits. Together with the three arrays, space O(t2 ) suffices for the 
simulation of t steps of the ASMM. 
5 Conclusion 
Of all the parallel models which have been shown to belong to the Second Machine Class, the ASMM 
is the first to obtain its power from the use of associative addressing, thus making it an interesting 
addition to the realm of Second Machine Class devices. It provides another example that a small 
modification of a machine model can enforce a substantial increase of computational power. In [4] 
it was shown that this increase is provoked by adding multiplicative instructions to the unit-time 
standard RAM model. Similarly the ED/TRAM model obtains its power by introducing a few edit 
operators which are available on most real life text editors anyhow. In the ASMM model it turns 
out that traversing pointers in a reverse direction is all we need for obtaining full parallel power. At 
the same time, the fact that the storage structure of the ASMM is manipulated by a finite program 
which interacts with the ~-structure by means of a single center seems to be the main reason why 
the machine has not become too powerful. As shown by Lam and Ruzzo [11], a model where the 
nodes become independently active finite automata suffices for making the nondeterministic version 
more powerful than PSPACE (except for the unlikely case that PSPACE = NEXPTIME). This 
situation resembles the relation between the SIMDAG described by Goldschlager [8], where a single 
processor broadcasts its instructions to a collection of peripheral processors and the P-RAM model 
of Fortune and Wyllie [7] where the local processors are independent. 
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